The most common multilevel inverter topology types are neutral point clamped or diode clamped inverter, flying capacitor inverter and cascaded H-bridge inverter. Among the three, the cascaded H-bridge inverter is becoming the most popular type of multilevel inverter as the world is moving towards renewable energy. The cascaded H-bridge has modular structure, so it can be easily adapted in multiple dc sources system such as photovoltaic systems. The main disadvantage of cascaded H-bridge inverter is it requires a high number of switches, particularly for a high number of output voltage levels design. Another major disadvantage is a high number of switches need to be turned on during cascaded H-bridge operation, thus accumulating voltage drops across the conducting switches before it reach the output terminals, resulting losses and reduced efficiency, especially for a high power installation. In this paper, an uninterrupted neutral line multilevel inverter topology with only one conducting bidirectional switch at any time of operation is proposed. A 41-level version of the proposed topology is constructed and tested in Matlab Simulink platform. The result shows that for a high output voltage levels and high power load, the proposed inverter has a very low output THD level and a minimum internal losses.
INTRODUCTION
As the world trying to move away from fossil fuel based energy systems toward completely renewable energy based systems, the role of inverter becomes more and more important in the renewable energy system design. A directly grid-connected photovoltaic system or wind energy system exposed the main vulnerability of such system -unpredictable and irregular energy source -as shown recently in the energy crisis that engulfed South Australia state [1] - [2] . The solution is by using battery banks as the intermediate phase between the renewable energy sources and the grid [2] , so this means the inverter will be the main component in the energy system. Another advantage of an inverter-based grid system is that the inverter can condition its output really fast to the changes in the load system, compared to the conventional generator based system. The fast response make the inverter very flexible to the load demands, further enhance the importance of the battery based grid systems [3] .
The multilevel inverter has several advantages compared to conventional inverters and two-level inverters such as low distortion in input and output, smaller common-mode voltage and low frequency switching [4] - [5] . This makes the multilevel inverter very attractive to the industry such as applications in water pumps, petroleum process plants and conveyor systems. In recent years, they found a very much applications in renewable energy fields especially in solar power systems.
The multilevel inverter generally can be categorized into three main categories -neutral point clamped or diode clamped inverter, flying capacitor inverter and cascaded Hbridge inverter [6] - [7] . The staircase output waveform produced by multilevel inverter helps to reduce lower level harmonics while increasing power quality. Compared with two-level inverter that uses high frequency switching as in the case of PWM technique -the staircase waveform quality means that the output voltage is generated with very low distortion, reduced dv/dt stress and also electromagnetic compatibility (EMC); smaller common mode (CM) voltage therefore reduce the stress on the bearings of a motor connected to a multilevel inverter; and low distortion in input current drawn by the multilevel inverter [8] - [12] . Other advantages are the number of possible output voltage levels is more than twice the number of dc sources [8] and the higher number dc sources or cells are used, the blocking voltage (OFF voltage) requirement of each power switches become smaller -allowing a lower voltage rating power switches used. 
II. EXISTING TOPOLOGIES AND THE PROPOSED TOPOLOGY
Cascaded H-bridge multilevel inverter is one of the most extensively used multilevel inverter topology in a lot of inverter design. The cascaded H-bridge multilevel inverter consists of several DC sources or cells each connected to a single-phase full-bridge or H-bridge inverter as shown in Figure 1 . Each H-bridge capable to produce three levels of output, +Vdc, 0 and -Vdc respectively. Look at the top Hbridge in the Figure 1 as an example. When S 1,1 and S 1,3 are switched on, the H-bridge output is +V 1 ; when either combination of S 1,1 and S 1,2 or S 1,3 and S1,4 are switched on, the H-bridge output will be 0V; and if S 1,2 and S 1,4 are switched on, the H-bridge output will be -V 1 . Using correct switching time calculations of the switches according to the right sequences, the dc sources are connected one by one in series with one another. The output voltage, V L will be in a form of a staircase sine wave with the number of the output voltage levels, m is defined by m = 2n + 1 (1) where n is the number of voltage sources, V S or cells used in the cascaded H-bridge multilevel inverter.
However, the number of conducting switches (turned-on switches), S ON along the current loop at any point of inverter operation, is increases as the number of output voltage level increases, at two switches for every cells
In order to build a 41-level cascaded H-bridge multilevel inverter, the topology requires 20 dc cells, a startling 80 switches are required with 40 switches are switched on during operation. If each switch has 0.5V voltage drop, for the 41-level inverter, with 40 switches are turned on during its operation, 20V of the cells voltage is lost before it reach the inverter output terminals.
There are various cascaded multilevel inverter designs with reduced number of switches. However, the amount of conducting switches that need to be turned on at any point of inverter operation is still quite high. As an example, Babaei and Hosseini [13] designed a cascaded multilevel inverter topology that is successfully reduces about half the number of switches used compared with the conventional cascaded Hbridge multilevel inverter topology. To build a 41-level inverter with 20 dc sources, the topology requires 44 switches in the inverter construction, with as much as 22 switches conducting as the inverter operates. In this topology, for any cell used, a switch need to be turned on, as well as another two in the H-bridge at the load terminal
where n is the number of voltage sources, V S or cells used in the cascaded H-bridge multilevel inverter
The topology presented by Syukri Mohamad et al [14] however discarded the concept of isolated dc cells in order to further reduce the number of switches. This is done by discarding the switches that connecting the dc sources in series during cascaded multilevel inverter, as usually found in Hbridge inverters. By discarding these switches, the dc sources, usually dc cells will become a fix-connected series battery, with terminals operating as voltage taps in between the cells. To construct a 41-level inverter with 20 dc sources using the topology, a modest 25 switches required, also with only 3 switches conducting as the inverter operates. Compared with other topologies discussed before, the topology presented by Syukri Mohamad et al has fewer switches, and also regardless of the size of the inverter, the number of conducting switches is constantly maintained with only 3 switches turned on at any time of operation. So for this topology, the total of conducting switches during operation is given by
Syukri Mohamad and Mariun [15] then further improved the topology design by discarding the H-bridge at the load terminal. The H-bridge is replaced by two switches that will interchange the load neutral terminal connection to the cells array that will creates the positive and negative half of the output waveform. By doing this, the number of conducting switches is further reduced, to only two for any time of inverter operation Both topology design in [14] and [15] successfully improve the inverter operation by making the number of conducting switches constant and also the number of the turned on switches during inverter operations are very low, at only three and two switches respectively. This will ensure only a small amount of voltage from the dc sources is lost internally due to the switches operation and this also will ensure the inverter can work more effectively by keeping the internal power losses at a very low level.
However, all topologies presented [13] - [15] including the cascaded H-bridge multilevel inverter and other proposed topologies before has one common disadvantage -the neutral line from the dc sources or battery array to the load is inherently not stable -due to various switches operated along the neutral line connections. This can be dangerous especially for a large load operating usually in building operation or grid connections -as the case with the renewable energy systems such as solar power systems.
The proposed topology (see Figure 2 ) can solve this issue by using an uninterrupted neutral line. Apart from that, the proposed topology also has only one conducting switch at any time of operation, the least possible conducting switch count can ever be designed. However, in order to achieve this, the topology need to have the same amount of dc sources with the number of output voltage level -twice as much as the other topologies discussed before. The number of switches in the topology also equivalent to the number of voltage levels.
S ON = 1 (7) where m is the number of output levels, and n is the number of dc sources, V S
III. RESULTS AND ANALYSIS
The proposed topology is validated using Matlab Simulink platform, where a 41-level inverter is constructed and tested. The inverter is connected to a 10kVA load, with a power factor of 0.9. The load is a R L load -5.184Ω, 0.02H. The dc sources are consist of 40 stacked dc cells, with V S = 17V each, making the output at the load terminal at 340Vpeak or 240Vrms. Each switch is built using two back to back MOSFETs, in order to get the same effect of an ideal switch. The internal resistance (R ON ) of each switch is 0.2Ω. The switches are controlled using time division calculation, based on a digital pulse generator. The fundamental frequency of the inverter is 50Hz. The measured output is shown in Figure 3 .
Due to the high power load, the measured peak voltage is 337.1V, with a voltage loss of around 2.9V in the S P20 switch. This brought the nominal output voltage at the load terminal slightly low at 238.6V, instead of the expected 240V. However, this is still within the standard voltage range of 240V, +5% to -10%. If the 41-level inverter is built based on the cascaded H-bridge topology, the loss will be much higher. For a 41-level version of a cascaded H-bridge multilevel inverter, 40 switches need to be turned on at all time during operation. If each switch has the same parameters (R ON = 0.2Ω), with the same load, the voltage loss will be around 120V, which is extremely detrimental to the inverter operation. The total harmonic distortion (THD) levels are typical of a high level inverter. The THD reading for the output voltage is 1.997% and the THD reading for the output current is 0.07%. The output voltage and current closely resembles a clean sinusoidal waveform
IV. CONCLUSIONS
The proposed inverter topology is successfully tested and validated. Although the load is high, the terminal voltage of the inverter shows a minimal voltage loss, with the load voltage safely within the expected limit of operation. The proposed inverter model has a low internal voltage loss, and also a low internal power loss (I 2 R ON ). The proposed topology however use twice more voltage sources than other topologies, but the number of actual power switches is almost similar to a conventional cascaded H-bridge topology. The number of conducting switches needed during any time of operation however unrivaled by other topologies -with only one switch (two back-to-back MOSFETs configuration in order to get the similar operational quadrant of a bidirectional ideal switch) -the lowest possible conducting switch number in the current path. The inverter also has a very stable and uninterrupted neutral line, thus the risk of voltage surge due to neutral line switch failures is non-existent unlike other topologies, and very safe when connected to a complex load, as in the case with the actual load conditions.
